

# FSB50650B / FSB50650BS

## Motion SPM<sup>®</sup> 5 Series

### Description

The FSB50650B / FSB50650BS is an advanced Motion SPM 5 module providing a fully-featured, highperformance inverter output stage for AC Induction, BLDC and PMSM motors such as refrigerators, fans and pumps. These modules integrate optimized gate drive of the built-in MOSFETs (FRFET technology) to minimize EMI and losses, while also providing multiple on-module protection features including under-voltage lockouts and thermal monitoring. The built-in high-speed HVIC requires only a single supply voltage and translates the incoming logic-level gate inputs to the high-voltage, highcurrent drive signals required to properly drive the module's internal MOSFETs. Separate open-source MOSFET terminals are available for each phase to support the widest variety of control algorithms.

### Features

- UL Certified No. E209204 (UL1557)
- Optimized for over 10 kHz Switching Frequency
- 500 V FRFET MOSFET 3-Phase Inverter with Gate Drivers and Protection
- Built-In Bootstrap Diodes Simplify PCB Layout
- Separate Open-Source Pins from Low-Side MOSFETs for Three-Phase Current-Sensing
- Active-HIGH Interface, Works with 3.3 / 5 V Logic, Schmitt-trigger Input
- Optimized for Low Electromagnetic Interference
- HVIC Temperature-Sensing Built-In for Temperature Monitoring
- HVIC for Gate Driving and Under-Voltage Protection
- Isolation Rating: 1500 V<sub>rms</sub> / min.
- Moisture Sensitive Level (MSL)3 for SMD
- These Devices are Pb-Free and are RoHS Compliant

### Applications

- 3-Phase Inverter Driver for Small Power AC Motor Drives

### Related Source

- [AN-9080 – FSB50450AS – User's Guide for Motion SPM 5 Series](#)
- [AN-9082 – Motion SPM5 Series Thermal Performance by Contact Pressure](#)



**ON Semiconductor<sup>®</sup>**

[www.onsemi.com](http://www.onsemi.com)




**SPM5H-023 / 23LD, PDD STD,  
SPM23-BD  
CASE MODEM**



**SPM5E-023 / 23LD, PDD STD  
CASE MODEJ**

### MARKING DIAGRAM



|               |                           |
|---------------|---------------------------|
| \$Y           | = ON Semiconductor Logo   |
| &Z            | = Assembly Plant Code     |
| &3            | = Data Code (Year & Week) |
| &K            | = Lot                     |
| FSB50650X     | = Specific Device Code    |
| ⇒ X = B or BS |                           |

### ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

# FSB50650B / FSB50650BS

## PACKAGE MARKING AND ORDERING INFORMATION

| Device     | Device Marking | Package   | Packing Type | Reel Size | Quantity |
|------------|----------------|-----------|--------------|-----------|----------|
| FSB50650B  | FSB50650B      | SPM5P-023 | Rail         | NA        | 15       |
| FSB50650BS | FSB50650BS     | SPM5Q-023 | Tape & Reel  | 330 mm    | 450      |

## ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub> = 25°C, Unless otherwise noted)

| Symbol | Parameter | Conditions | Rating | Unit |
|--------|-----------|------------|--------|------|
|--------|-----------|------------|--------|------|

### INVERTER PART (Each MOSFET Unless Otherwise Specified)

|                    |                                       |                                                  |      |                  |
|--------------------|---------------------------------------|--------------------------------------------------|------|------------------|
| V <sub>DSS</sub>   | Drain-Source Voltage of Each MOSFET   |                                                  | 500  | V                |
| *I <sub>D 25</sub> | Each MOSFET Drain Current, Continuous | T <sub>C</sub> = 25°C                            | 4.0  | A                |
| *I <sub>D 80</sub> | Each MOSFET Drain Current, Continuous | T <sub>C</sub> = 80°C                            | 2.5  | A                |
| *I <sub>DP</sub>   | Each MOSFET Drain Current, Peak       | T <sub>C</sub> = 25°C, PW < 100 μs               | 10.3 | A                |
| *I <sub>DRMS</sub> | Each MOSFET Drain Current, Rms        | T <sub>C</sub> = 80°C, F <sub>PWM</sub> < 20 kHz | 1.8  | A <sub>rms</sub> |

### CONTROL PART (Each HVIC Unless Otherwise Specified)

|                 |                        |                                                   |                             |   |
|-----------------|------------------------|---------------------------------------------------|-----------------------------|---|
| V <sub>DD</sub> | Control Supply Voltage | Applied Between V <sub>DD</sub> and COM           | 20                          | V |
| V <sub>BS</sub> | High-side Bias Voltage | Applied Between V <sub>B</sub> and V <sub>S</sub> | 20                          | V |
| V <sub>IN</sub> | Input Signal Voltage   | Applied Between IN and COM                        | -0.3 ~ V <sub>DD</sub> +0.3 | V |

### BOOTSTRAP DIODE PART (Each Bootstrap Diode Unless Otherwise Specified.)

|                    |                                    |                                               |     |   |
|--------------------|------------------------------------|-----------------------------------------------|-----|---|
| V <sub>RRMB</sub>  | Maximum Repetitive Reverse Voltage |                                               | 500 | V |
| * I <sub>FB</sub>  | Forward Current                    | T <sub>C</sub> = 25°C                         | 0.5 | A |
| * I <sub>FPB</sub> | Forward Current (Peak)             | T <sub>C</sub> = 25°C, Under 1 ms Pulse Width | 2.0 | A |

### THERMAL RESISTANCE

|                       |                                              |                                    |     |      |
|-----------------------|----------------------------------------------|------------------------------------|-----|------|
| R <sub>th(j-c)Q</sub> | Junction to Case Thermal Resistance (Note 1) | Inverter MOSFET part, (Per Module) | 2.1 | °C/W |
|-----------------------|----------------------------------------------|------------------------------------|-----|------|

### TOTAL SYSTEM


|                  |                                |                                                          |           |                  |
|------------------|--------------------------------|----------------------------------------------------------|-----------|------------------|
| T <sub>J</sub>   | Operating Junction Temperature |                                                          | -40 ~ 150 | °C               |
| T <sub>STG</sub> | Storage Temperature            |                                                          | -40 ~ 125 | °C               |
| V <sub>ISO</sub> | Isolation Voltage              | 60 Hz, Sinusoidal, 1 minute, Connection Pins to Heatsink | 1500      | V <sub>rms</sub> |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. For the Measurement Point of Case Temperature T<sub>C</sub>, Please refer to Figure 4.
2. Marking “\*” Is Calculation Value or Design Factor.
3. Using continuously under heavy loads or excessive assembly conditions (e.g. the application of high temperature/ current/ voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/ current/ voltage, etc.) are within the absolute maximum ratings and the operating ranges.

PIN DESCRIPTION

| Pin No. | Pin Name      | Pin Description                                                      |
|---------|---------------|----------------------------------------------------------------------|
| 1       | COM           | IC Common Supply Ground                                              |
| 2       | $V_{B(U)}$    | Bias Voltage for U Phase High Side FRFET Driving                     |
| 3       | $V_{DD(U)}$   | Bias Voltage for U Phase IC and Low Side FRFET Driving               |
| 4       | $IN_{(UH)}$   | Signal Input for U Phase High-side                                   |
| 5       | $IN_{(UL)}$   | Signal Input for U Phase Low-side                                    |
| 6       | N.C           | N.C                                                                  |
| 7       | $V_{B(V)}$    | Bias Voltage for V Phase High Side FRFET Driving                     |
| 8       | $V_{DD(V)}$   | Bias Voltage for V Phase IC and Low Side FRFET Driving               |
| 9       | $IN_{(VH)}$   | Signal Input for V Phase High-side                                   |
| 10      | $IN_{(VL)}$   | Signal Input for V Phase Low-side                                    |
| 11      | $V_{TS}$      | Output for HVIC Temperature Sensing                                  |
| 12      | $V_{B(W)}$    | Bias Voltage for W Phase High Side FRFET Driving                     |
| 13      | $V_{DD(W)}$   | Bias Voltage for W Phase IC and Low Side FRFET Driving               |
| 14      | $IN_{(WH)}$   | Signal Input for W Phase High-side                                   |
| 15      | $IN_{(WL)}$   | Signal Input for W Phase Low-side                                    |
| 16      | N.C           | N.C                                                                  |
| 17      | P             | Positive DC-Link Input                                               |
| 18      | U, $V_{S(U)}$ | Output for U Phase & Bias Voltage Ground for High Side FRFET Driving |
| 19      | $N_U$         | Negative DC-Link Input for U Phase                                   |
| 20      | $N_V$         | Negative DC-Link Input for V Phase                                   |
| 21      | V, $V_{S(V)}$ | Output for V Phase & Bias Voltage Ground for High Side FRFET Driving |
| 22      | $N_W$         | Negative DC-Link Input for W Phase                                   |
| 23      | W, $V_{S(W)}$ | Output for W Phase & Bias Voltage Ground for High Side FRFET Driving |



4. Source Terminal of Each Low-Side MOSFET is Not Connected to Supply Ground or Bias Voltage Ground Inside Motion SPM 5 product. External Connections Should be Made as Indicated in Figure 3.

Figure 1. Pin Configuration and Internal Block Diagram (Bottom View)

# FSB50650B / FSB50650BS

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ , $V_{DD} = V_{BS} = 15\text{ V}$ Unless Otherwise Specified)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|--------|-----------|-----------------|------|------|------|------|
|--------|-----------|-----------------|------|------|------|------|

### INVERTER PART (Each MOSFET Unless Otherwise Specified)

|              |                                    |                                                                                                                                                                                                                      |             |      |     |               |
|--------------|------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|------|-----|---------------|
| $BV_{DSS}$   | Drain-Source Breakdown Voltage     | $V_{IN} = 0\text{ V}$ , $I_D = 1\text{ mA}$ (Note 5)                                                                                                                                                                 | 500         | –    | –   | V             |
| $I_{DSS}$    | Zero Gate Voltage Drain Current    | $V_{IN} = 0\text{ V}$ , $V_{DS} = 500\text{ V}$                                                                                                                                                                      | –           | –    | 1   | mA            |
| $R_{DS(on)}$ | Static Drain-Source On-Resistance  | $V_{DD} = V_{BS} = 15\text{ V}$ , $V_{IN} = 5\text{ V}$ , $I_D = 1.5\text{ A}$                                                                                                                                       | –           | 1.43 | 1.8 | $\Omega$      |
| $V_{SD}$     | Drain-Source Diode Forward Voltage | $V_{DD} = V_{BS} = 15\text{ V}$ , $V_{IN} = 0\text{ V}$ , $I_D = -1.5\text{ A}$                                                                                                                                      | –           | –    | 1.1 | V             |
| $t_{ON}$     | Switching Times                    | $V_{PN} = 300\text{ V}$ , $V_{DD} = V_{BS} = 15\text{ V}$ , $I_D = 1.5\text{ A}$<br>$V_{IN} = 0\text{ V} \leftrightarrow 5\text{ V}$ , Inductive Load $L = 3\text{ mH}$ High- and Low-Side MOSFET Switching (Note 6) | –           | 440  | –   | ns            |
| $t_{OFF}$    |                                    |                                                                                                                                                                                                                      | –           | 580  | –   | ns            |
| $t_{rr}$     |                                    |                                                                                                                                                                                                                      | –           | 100  | –   | ns            |
| $E_{ON}$     |                                    |                                                                                                                                                                                                                      | –           | 30   | –   | $\mu\text{J}$ |
| $E_{OFF}$    |                                    |                                                                                                                                                                                                                      | –           | 11   | –   | $\mu\text{J}$ |
| RBSOA        | Reverse-Bias Safe Operating Area   | $V_{PN} = 400\text{ V}$ , $V_{DD} = V_{BS} = 15\text{ V}$ , $I_D = I_{DP}$ , $V_{DS} = BV_{DSS}$ , $T_J = 150^\circ\text{C}$<br>High- and Low-Side MOSFET Switching (Note 7)                                         | Full Square |      |     |               |

### CONTROL PART (Each HVIC Unless Otherwise Specified)

|            |                                              |                                                                       |                                                                                                                         |     |     |     |               |
|------------|----------------------------------------------|-----------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|---------------|
| $I_{QDD}$  | Quiescent $V_{DD}$ Current                   | $V_{DD} = 15\text{ V}$ , $V_{IN} = 0\text{ V}$                        | Applied Between $V_{DD}$ and COM                                                                                        | –   | –   | 200 | $\mu\text{A}$ |
| $I_{QBS}$  | Quiescent $V_{BS}$ Current                   | $V_{BS} = 15\text{ V}$ , $V_{IN} = 0\text{ V}$                        | Applied Between $V_{B(U)}-U$ , $V_{B(V)}-V$ , $V_{B(W)}-W$                                                              | –   | –   | 100 | $\mu\text{A}$ |
| $I_{PDD}$  | Operating $V_{DD}$ Supply                    | $V_{DD} - \text{COM}$                                                 | $V_{DD} = 15\text{ V}$ , $f_{PWM} = 20\text{ kHz}$ , Duty = 50%, Applied to One PWM Signal Input for Low-Side           | –   | –   | 900 | $\mu\text{A}$ |
| $I_{PBS}$  | Operating $V_{BS}$ Supply Current            | $V_{B(U)} - V_{S(U)}$ , $V_{B(V)} - V_{S(V)}$ , $V_{B(W)} - V_{S(W)}$ | $V_{DD} = V_{BS} = 15\text{ V}$ , $f_{PWM} = 20\text{ kHz}$ , Duty = 50%, Applied to One PWM Signal Input for High-Side | –   | –   | 800 | $\mu\text{A}$ |
| $UV_{DDD}$ | Low-Side Undervoltage Protection (Figure 8)  | $V_{DD}$ Undervoltage Protection Detection Level                      |                                                                                                                         | 7.4 | 8.0 | 9.4 | V             |
| $UV_{DDR}$ |                                              | $V_{DD}$ Undervoltage Protection Reset Level                          |                                                                                                                         | 8.0 | 8.9 | 9.8 | V             |
| $UV_{BSD}$ | High-Side Undervoltage Protection (Figure 9) | $V_{BS}$ Undervoltage Protection Detection Level                      |                                                                                                                         | 7.4 | 8.0 | 9.4 | V             |
| $UV_{BSR}$ |                                              | $V_{BS}$ Undervoltage Protection Reset Level                          |                                                                                                                         | 8.0 | 8.9 | 9.8 | V             |
| $V_{TS}$   | HVIC Temperature sensing voltage output      | $V_{DD} = 15\text{ V}$ , $T_{HVIC} = 25^\circ\text{C}$ (Note 8)       |                                                                                                                         | 600 | 790 | 980 | mV            |
| $V_{IH}$   | ON Threshold Voltage                         | Logic High Level                                                      | Applied between IN and COM                                                                                              | –   | –   | 2.9 | V             |
| $V_{IL}$   | OFF Threshold Voltage                        | Logic Low Level                                                       |                                                                                                                         | 0.8 | –   | –   | V             |

### BOOTSTRAP DIODE PART (Each Bootstrap Diode Unless Otherwise Specified)

|           |                       |                                                          |   |     |   |    |
|-----------|-----------------------|----------------------------------------------------------|---|-----|---|----|
| $V_{FB}$  | Forward Voltage       | $I_F = 0.1\text{ A}$ , $T_C = 25^\circ\text{C}$ (Note 9) | – | 2.5 | – | V  |
| $t_{rRB}$ | Reverse Recovery Time | $I_F = 0.1\text{ A}$ , $T_C = 25^\circ\text{C}$          | – | 80  | – | ns |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

RECOMMENDED OPERATING CONDITION

| Symbol        | Parameter                              | Conditions                                                                  | Min. | Typ. | Max.     | Unit          |
|---------------|----------------------------------------|-----------------------------------------------------------------------------|------|------|----------|---------------|
| $V_{PN}$      | Supply Voltage                         | Applied between P and N                                                     | –    | 300  | 400      | V             |
| $V_{DD}$      | Control Supply Voltage                 | Applied between $V_{DD}$ and COM                                            | 13.5 | 15.0 | 16.5     | V             |
| $V_{BS}$      | High-Side Bias Voltage                 | Applied between $V_B$ and $V_S$                                             | 13.5 | 15.0 | 16.5     | V             |
| $V_{IN(ON)}$  | Input ON Threshold Voltage             | Applied between $V_{IN}$ and COM                                            | 3.0  | –    | $V_{DD}$ | V             |
| $V_{IN(OFF)}$ | Input OFF Threshold Voltage            |                                                                             | 0    | –    | 0.6      | V             |
| $t_{dead}$    | Blanking Time for Preventing Arm-Short | $V_{DD} = V_{BS} = 13.5 \sim 16.5 \text{ V}$ , $T_J \leq 150^\circ\text{C}$ | 1.0  | –    | –        | $\mu\text{s}$ |
| $f_{PWM}$     | PWM Switching Frequency                | $T_J \leq 150^\circ\text{C}$                                                | –    | 15   | –        | kHz           |





Figure 2. Built in Bootstrap Diode Characteristics (Typical)

NOTES:

- $BV_{DSS}$  is the Absolute Maximum Voltage Rating Between Drain and Source Terminal of Each MOSFET Inside Motion SPM 5 product.  $V_{PN}$  Should be Sufficiently Less Than This Value Considering the Effect of the Stray Inductance so that  $V_{DS}$  Should Not Exceed  $BV_{DSS}$  in Any Case.
- $t_{ON}$  and  $t_{OFF}$  Include the Propagation Delay Time of the Internal Drive IC. Listed Values are Measured at the Laboratory Test Condition, and They Can be Different According to the Field Applications Due to the Effect of Different Printed Circuit Boards and Wirings. Please see Figure 6 for the Switching Time Definition with the Switching Test Circuit of Figure 7.
- The peak current and voltage of each MOSFET during the switching operation should be included in the Safe Operating Area (SOA). Please see Figure 8 for the RBSOA test circuit that is same as the switching test circuit.
- $V_{TS}$  is only for sensing temperature of module and cannot shutdown MOSFETs automatically.
- Built in bootstrap diode includes around  $15 \Omega$  resistance characteristic. Please refer to Figure 1.


# FSB50650B / FSB50650BS

*These values depend on PWM control algorithm*




10. Parameters for bootstrap circuit elements are dependent on PWM algorithm. For 15 kHz of switching frequency, typical example of parameters is shown above.
11. RC-coupling ( $R_5$  and  $C_5$ ) and  $C_4$  at each input of Motion SPM 5 product and MCU (Indicated as Dotted Lines) may be used to prevent improper signal due to surge-noise.
12. Bold lines should be short and thick in PCB pattern to have small stray inductance of circuit, which results in the reduction of surge-voltage. Bypass capacitors such as  $C_1$ ,  $C_2$  and  $C_3$  should have good high-frequency characteristics to absorb high-frequency ripple-current.

**Figure 3. Recommended MCU Interface and Bootstrap Circuit with Parameters**




13. Attach the thermocouple on top of the heat-sink of SPM 5 package (between SPM 5 package and heatsink if applied) to get the correct temperature measurement.

### Figure 4. Case Temperature Measurement




**Figure 5. Temperature Profile of  $V_{TS}$  (Typical)**


# FSB50650B / FSB50650BS




**Figure 6. Switching Time Definitions**



**Figure 7. Switching and RBSOA (Single-Pulse) Test Circuit (Low-side)**




**Figure 8. Under-Voltage Protection (Low-Side)**



**Figure 9. Under-Voltage Protection (High-Side)**

## FSB50650B / FSB50650BS







14. About pin position, refer to Figure 1.
15. RC-coupling ( $R_5$  and  $C_5$ ,  $R_4$  and  $C_6$ ) and  $C_4$  at each input of Motion SPM 5 product and MCU are useful to prevent improper input signal caused by surge-noise.
16. The voltage-drop across  $R_3$  affects the low-side switching performance and the bootstrap characteristics since it is placed between COM and the source terminal of the low-side MOSFET. For this reason, the voltage-drop across  $R_3$  should be less than 1 V in the steady-state.
17. Ground-wires and output terminals, should be thick and short in order to avoid surge-voltage and malfunction of HVIC.
18. All the filter capacitors should be connected close to Motion SPM 5 product, and they should have good characteristics for rejecting high-frequency ripple current.

**Figure 10. Example of Application Circuit**

**SPM5E-023 / 23LD, PDD STD, FULL PACK, DIP TYPE**  
CASE MODEJ  
ISSUE O

DATE 31 JAN 2017









NOTES: UNLESS OTHERWISE SPECIFIED  
 A) THIS PACKAGE DOES NOT COMPLY TO ANY CURRENT PACKAGING STANDARD  
 B) ALL DIMENSIONS ARE IN MILLIMETERS  
 C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS  
 D) ( ) IS REFERENCE

|                  |                                                |                                                                                                                                                                                     |
|------------------|------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DOCUMENT NUMBER: | 98AON13543G                                    | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | SPM5E-023 / 23LD, PDD STD, FULL PACK, DIP TYPE | PAGE 1 OF 1                                                                                                                                                                         |

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SPM5H-023 / 23LD MODULE, SPM23-BD (Ver1.5) SMD TYPE  
CASE MODEM  
ISSUE A


DATE 28 MAR 2025



- NOTES: UNLESS OTHERWISE SPECIFIED  
A) THIS PACKAGE DOES NOT COMPLY TO ANY CURRENT PACKAGING STANDARD  
B) ALL DIMENSIONS ARE IN MILLIMETERS  
C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS  
D) ( ) IS REFERENCE

LAND PATTERN RECOMMENDATIONS

GENERIC  
MARKING DIAGRAM\*



XXXX = Specific Device Code  
A = Assembly Location  
ZZ = Assembly Lot Code  
Y = Year  
WW = Work Week

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

|                  |                                                     |                                                                                                                                                                                  |
|------------------|-----------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DOCUMENT NUMBER: | 98AON13546G                                         | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | SPM5H-023 / 23LD MODULE, SPM23-BD (Ver1.5) SMD TYPE | PAGE 1 OF 1                                                                                                                                                                      |

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at  
[www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)