

PE4239

Product Specification

SPDT UltraCMOS® RF Switch



Features

- Single-pin or complementary CMOS logic control inputs
- +3.0V power supply needed for single-pin control mode
- Low insertion loss:
 - 0.7 dB at 1.0 GHz
 - 0.9 dB at 2.0 GHz
- Isolation:
 - 32 dB at 1.0 GHz
 - 23 dB at 2.0 GHz
- Typical input 1 dB compression point: +25 dBm
- Packaging: 6-lead SC-70




Figure 1. PE4239 functional diagram

Product description

The PE4239 UltraCMOS® RF switch is designed to cover a broad range of applications from DC through 3.0 GHz. This reflective switch integrates on-board CMOS control logic with a low voltage CMOS-compatible control interface and can be controlled using either single-pin or complementary control inputs. Using a nominal +3V power supply voltage, a typical input 1 dB compression point of +25 dBm can be achieved.

The PE4239 UltraCMOS RF switch is manufactured on pSemi's UltraCMOS process, a patented variation of silicon-on-insulator (SOI) technology.

Absolute maximum ratings

Exceeding the absolute maximum ratings listed in Table 1 could cause permanent damage. Restrict operation to the limits in Table 2. Operation between the operating range maximum and the absolute maximum for extended periods could reduce reliability.

ESD precautions

When handling this UltraCMOS device, observe the same precautions as with any other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, do not exceed the rating listed in Table 1.

Latch-up immunity

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

Table 1. Absolute maximum ratings

Parameter or condition	Symbol	Min	Max	Unit
Power supply voltage	V _{DD}	-0.3	4.0	V
Voltage on any input	V _I	-0.3	V _{DD} + 0.3	V
Storage temperature range	T _{ST}	-65	150	°C
Operating temperature range	T _{OP}	-55	85	°C
Input power, 50Ω	P _{IN}	–	30	dBm
ESD voltage, Human Body Model	V _{ESD}	–	1000	V

Electrical specifications

Table 2 lists the PE4239 key electrical specifications at +25 °C T_{CASE} and $V_{DD} = 5V$ ($Z_S = Z_L = 50\Omega$), unless otherwise specified.

Table 2. Electrical specifications

Parameter	Condition	Min	Typ	Max	Unit
Operating frequency ⁽¹⁾	–	DC	–	3000	MHz
Insertion loss	1000 MHz 2000 MHz	–	0.7 0.9	0.85 1.05	dB
Isolation	1000 MHz 2000 MHz	30 21	32 23	–	dB
Return loss	1000 MHz 2000 MHz	18 16	20 18	–	dB
ON switching time	50% CTRL to 0.1 dB of final value, 1 GHz	–	300	–	ns
OFF switching time	50% CTRL to 25 dB isolation, 1 GHz	–	200	–	ns
Video feedthrough ⁽²⁾	–	–	15	–	mV _{PP}
Input 1-dB compression point	2000 MHz	23	25	–	dBm
Input IP3	2000 MHz, 14 dBm input power	43	45	–	dBm
DC electrical specifications					
Power supply voltage, V_{DD}	–	2.7	3.0	3.3	V
Power supply current, I_{DD}	$V_{DD} = 3V$, $V_{CTRL} = 3V$	–	250	500	nA
Control voltage high	–	$0.7 \times V_{DD}$	–	–	V
Control voltage low	–	–	–	$0.3 \times V_{DD}$	V
Notes:					
1. Device linearity begins to degrade below 10 MHz.					
2. The DC transient at the output of any port of the switch when the control voltage is switched from low-to-high or high-to-low in a 50Ω test set-up, measured with 1 ns risetime pulses and 500-MHz bandwidth.					

Control logic

Table 3. Single-pin control logic truth table

Control voltages	Signal path
Pin 6 ($\overline{\text{CTRL}}$ or V_{DD}) = V_{DD} Pin 4 (CTRL) = High	RFC to RF1
Pin 6 ($\overline{\text{CTRL}}$ or V_{DD}) = V_{DD} Pin 4 (CTRL) = Low	RFC to RF2

Table 4. Complementary-pin control logic truth table

Control voltages	Signal path
Pin 6 ($\overline{\text{CTRL}}$ or V_{DD}) = Low Pin 4 (CTRL) = High	RFC to RF1
Pin 6 ($\overline{\text{CTRL}}$ or V_{DD}) = High Pin 4 (CTRL) = Low	RFC to RF2

Control logic input

The PE4239 is a versatile RF switch that supports two operating control modes: single-pin control mode and complementary-pin control mode:

- *Single-pin control mode* enables the switch to operate with a single control pin (pin 4) supporting a +3V CMOS logic input and requires a dedicated +3V power supply connection on pin 6 (V_{DD}). This mode of operation reduces the number of control lines required and simplifies the switch control interface typically derived from a CMOS microprocessor I/O port.
- *Complementary-pin control mode* allows the switch to operate using complementary control pins CTRL and $\overline{\text{CTRL}}$ (pins 4 and 6, respectively), that can be directly driven by +3V CMOS logic or a suitable microprocessor I/O port. This enables the PE4239 to be used as a potential alternate source for SPDT RF switch products used in positive control voltage mode and operating within the PE4239 operating limits.

Typical performance data

Figure 2–Figure 7 show the typical performance data at -40 °C to 85 °C, unless otherwise specified.




Figure 2. Insertion loss, RFC to RF1




Figure 3. Insertion loss, RFC to RF2




Figure 4. Isolation, RFC to RF1




Figure 5. Isolation, RFC to RF2




Figure 6. Isolation, RF1 to RF2, RF2 to RF1




Figure 7. Return loss, RFC to RF1, RF2

Evaluation kit

pSemi designed the SPDT switch evaluation board to ease your evaluation of the PE4239. The RF common port connects through a 50Ω transmission line to the top left SMA connector, J1.

Ports 1 and 2 connect through 50Ω transmission lines to the top two SMA connectors on the right side of the board, J3 and J2, respectively. A through transmission line connects SMA connectors J4 and J5. You can use this transmission line to estimate the loss of the PCB over the environmental conditions being evaluated.

The board is constructed of a two-metal layer FR4 material with a total thickness of 0.031". The bottom layer provides ground for the RF transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 0.0476", trace gaps of 0.030", dielectric thickness of 0.028", metal thickness of 0.0021", and ϵ_r of 4.4.

J6 provides a means for controlling DC and digital inputs to the device. Starting from the lower left pin, the second pin to the right (J6-3) connects to the device V1 or CTRL input. The fourth pin to the right (J6-7) connects to the device V2 or the CTRL/V_{DD} input.




Figure 8. Evaluation board layout (pSemi specification 101/0083)




Figure 9. Evaluation board schematic (pSemi specification 102/0104)

Pin configuration

Figure 10 shows the PE4239 pin configuration for the 6-lead SC-70 package, and Table 5 lists the description for each pin.




Figure 10. Pin configuration, top view

Table 5. Pin descriptions

Pin no.	Pin name	Description
1(*)	RF1	RF port 1
2	GND	Ground connection. Traces must be physically short and connected to ground plane for best performance.
3(*)	RF2	RF port 2
4	CTRL	Switch control input, CMOS logic level.
5(*)	RFC	RF common port
6	$\overline{\text{CTRL}}$ or V_{DD}	This pin supports two interface options: • <i>Single-pin control mode</i>: A nominal 3V supply connection is required. • <i>Complementary-pin control mode</i>: A complementary CMOS control signal to CTRL is supplied to this pin. Bypassing on this pin is not required in this mode.

Note: * RF pins 1, 3, and 5 must be DC blocked with an external series capacitor or held at 0 VDC.

Packaging information

This section provides the following packaging data:

- Moisture sensitivity level
- Package marking
- Package drawing
- Tape-and-reel information

Moisture sensitivity level

The PE4239 moisture sensitivity level rating for the 6-lead SC-70 package is MSL3.

Package drawing





Figure 11. Package mechanical drawing for the 6-lead SC-70 package

Package marking specification




• = Pin 1 indicator
PPP = Last three digits of product part number (PE4239 = 239)

Figure 12. Top-marking specification

Y = Last digit of assembly year (2022 = 2)
WW = Work week number (01,02,03...52)

Figure 13. Bottom-marking specification

Tape and reel specification



Notes:

1. 10 sprocket hole pitch cumulative tolerance ± 0.02 .
2. Camber not to exceed 1mm in 100mm.
3. Material: Black Conductive Advantek Polystyrene.
4. A_o and B_o measured on a plane 0.3mm above the bottom of the pocket
5. K_o measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
6. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

$$A_o = 2.25 \text{ mm}$$

$$B_o = 2.4 \text{ mm}$$

$$K_o = 1.2 \text{ mm}$$

Figure 14. Tape and reel specification for the 6-lead SC-70 package

Ordering information

Order code	Description	Packaging	Shipping method
PE4239A-Z	PE4239 SPDT RF switch	Green 6-lead SC-70	3000 units/T&R
EK4239-01	PE4239 evaluation kit	Evaluation kit	1/box

Copyright, patents, and trademark

© 2021–2026, pSemi Corporation. All rights reserved. “pSemi”, “P”, “pSemi”, and “pSemi Corporation” are registered trademarks and service marks of pSemi Corporation for the products and services for which they have been registered in the United States and foreign countries. “UltraCMOS”, “Peregrine”, and “” are registered trademarks of pSemi Corporation for the semiconductor products for which they have been registered in the United States and foreign countries. “HaRP”, “DuNE”, and “” are trademarks of pSemi Corporation for the products on or with which they are used. All other trademarks and service marks are the property of their respective owners. U.S. Patents applicable to products of pSemi Corporation include the U.S. Patents identified at <https://patents.psemi.com>. The websites <https://www.psemi.com> and <https://patents.psemi.com>, as well as documents and materials published by pSemi Corporation, are protected by copyright, with reservation of all applicable rights.

Disclaimers

The information in this data sheet is believed to be reliable. However, pSemi assumes no liability for the use of this information. Use shall be entirely at the user’s own risk. No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party. pSemi’s products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the pSemi product could create a situation in which personal injury or death might occur. pSemi assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

Sales contact

For more information, contact Sales at sales@psemi.com.